## Chapter 2 - c2000 Processor Hardware


## Introduction

The c2000 family has a number of processors to choose from. They differ in one or more of the following areas:

- package
- program memory size (Flash)
- data memory size (RAM)
- with or without floating-point unit
- maximum clock rate
- cost

The basic architecture and underlying assembly language of the processor is similar amongst all the parts.

The part that we are using on the LaunchPad is:



The c2000 family has been around since 1995 when it was a 16-bit processor. The Piccolo is a fixed-point 32-bit processor that was introduced in 2009 and continues to be an active product with dozens of variations to choose from. It combines the flexibility and stand-alone features of a microcontroller with the fast processing speed of a DSP which makes it a good candidate for embedded real-time applications.

The following information is relevant to the TMS320F28027PTT chip unless otherwise noted.

## <u>Cost</u>

CAN\$5.49 ea (in 1000 lot)

CAN\$9.69 (in single lot from DigiKey)

# **Package**

48-pin LQFP

## **Junction Width**

90 nm (originally) (should be smaller now)

## **Power**

One single 3.3V supply:

no power sequencing required

Power Consumption: +3.3 V @ (118 mA) or less = 0.4 W or less

(note: internal core = 1.8 V)

I/O Levels: TTL-compatible CMOS levels

# **Operating Temperature Range**

-40 to +105 °C (at junction)

# **On-Chip Peripherals include:**

- serial communication buses:
  - o SPI (one) 


    synchronous (clock, frame, data in, data out), e.g.

    SCI (one) 

    asynchronous (data in, data out), e.g.

    synchronous (clock (2-way), data (2-way), e.g.
- A-D Converter:
  - up to 13 input channels multiplexed onto two sample-and-hold buffers onto one 12-bit converter
  - o up to 4.6 Msamples/sec
- PWM outputs e.g
- GPIO:
  - o up to 22 lines available
  - "qualified" re.metastability

### **Documentation**



designer: keep up-to-date on these! (sign up for "Alerts")

Total number of pages of documentation listed above =?

## **Datasheet** – 138 pages













TMS320F28027, TMS320F28026, TMS320F28023, TMS320F28022 TMS320F28021, TMS320F28020, TMS320F280200

SPRS523K-NOVEMBER 2008-REVISED JUNE 2016

### TMS320F2802x Piccolo™ Microcontrollers

### 1 Device Overview

### 1.1 Features

- High-Efficiency 32-Bit CPU (TMS320C28x)
  - 60 MHz (16.67-ns Cycle Time)
  - 50 MHz (20-ns Cycle Time)
  - 40 MHz (25-ns Cycle Time)
  - 16 x 16 and 32 x 32 MAC Operations
  - 16 × 16 Dual MAC
  - Harvard Bus Architecture
  - Atomic Operations
  - Fast Interrupt Response and Processing
  - Unified Memory Programming Model
  - Code-Efficient (in C/C++ and Assembly)
- Endianness: Little Endian
- Low Cost for Both Device and System:
  - Single 3.3-V Supply
  - No Power Sequencing Requirement
  - Integrated Power-on and Brown-out Resets
  - Small Packaging, as Low as 38-Pin Available
  - Low Power
  - No Analog Support Pins
- Clocking:
  - Two Internal Zero-Pin Oscillators
  - On-Chip Crystal Oscillator and External Clock Input
  - Watchdog Timer Module
- Missing Clock Detection Circuitry
- Up to 22 Individually Programmable, Multiplexed GPIO Pins With Input Filtering
- Peripheral Interrupt Expansion (PIE) Block That Supports All Peripheral Interrupts

### 1.2 Applications

- White Goods
- Switch Mode Power Supplies (SMPSs)
- DC-DC Multiple-Output Power Supplies
- Solar Micro Inverters and Converters

- Three 32-Bit CPU Timers
- Independent 16-Bit Timer in Each Enhanced Pulse Width Modulator (ePWM)
- On-Chip Memory
  - Flash, SARAM, OTP, Boot ROM Available
- · Code-Security Module
- · 128-Bit Security Key and Lock
  - Protects Secure Memory Blocks
  - Prevents Firmware Reverse Engineering
- Serial Port Peripherals
  - One Serial Communications Interface (SCI)
     Universal Asynchronous Receiver/Transmitter
     (UART) Module
  - One Serial Peripheral Interface (SPI) Module
  - One Inter-Integrated-Circuit (I2C) Module
- · Enhanced Control Peripherals
  - ePWM
  - High-Resolution PWM (HRPWM)
  - Enhanced Capture (eCAP) Module
  - Analog-to-Digital Converter (ADC)
  - On-Chip Temperature Sensor
  - Comparator
- Advanced Emulation Features
  - Analysis and Breakpoint Functions
  - Real-Time Debug Through Hardware
- 2802x, 2802xx Packages
  - 38-Pin DA Thin Shrink Small-Outline Package (TSSOP)
  - 48-Pin PT Low-Profile Quad Flatpack (LQFP)
- LED Lighting
- Power Factor Correction
- · Sewing and Textile Machines
- eBikes

# Pin-Out - This sheet used by schematic designer

TMS320F28027, TMS320F28026, TMS320F28023, TMS320F28022 TMS320F28021, TMS320F28020, TMS320F280200



SPRS523F-NOVEMBER 2008-REVISED DECEMBER 2010

www.ti.com

### 2.1 Pin Assignments

Figure 2-1 shows the 48-pin PT plastic quad flatpack (PQFP) pin assignments. Figure 2-2 shows the 38-pin DA plastic small outline package (PSOP) pin assignments.




Figure 2-1. 2802x 48-Pin PT PQFP (Top View)


6 Introduction Copyright © 2008–2010, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TMS320F28027 TMS320F28028 TMS320F28022 TMS320F28021
TMS320F28020 TMS320F280200

### pin sharing:

- reduces pin count → reduces cost, increases solder joint reliability
- but cannot use all functions at same time

# Mechanical - This sheet used by PCB layout designer

### **MECHANICAL DATA**



NOTES: A. All linear dimensions are in millimeters

- This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026
  D. This may also be a thermally enhanced plastic package with leads conected to the die pads.



# **Absolute vs Operating Conditions**

TMS320F28027, TMS320F28026, TMS320F28023, TMS320F28022 TMS320F28021, TMS320F28020, TMS320F280200



SPRS523F-NOVEMBER 2008-REVISED DECEMBER 2010

www.ti.com

### 6 Electrical Specifications

### Absolute Maximum Ratings (1) (2)

Supply voltage range, V <sub>DDIO</sub> (I/O and Flash)	with respect to V <sub>SS</sub>	-0.3 V to 4.6 V
Supply voltage range, V <sub>DD</sub>	with respect to V <sub>SS</sub>	-0.3 V to 2.5 V
Analog voltage range, V <sub>DDA</sub>	with respect to V <sub>SSA</sub>	-0.3 V to 4.6 V
Input voltage range, V <sub>IN</sub> (3.3 V)		-0.3 V to 4.6 V
Output voltage range, V <sub>O</sub>		-0.3 V to 4.6 V
Input clamp current, $I_{\parallel K}$ ( $V_{\parallel N}$ < 0 or $V_{\parallel N}$ > $V_{DDIO}$ ) <sup>(3)</sup>		±20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{DDIO}$ )		±20 mA
Junction temperature range, T <sub>J</sub> <sup>(4)</sup>		-40°C to 150°C
Storage temperature range, T <sub>stg</sub> <sup>(4)</sup>		-65°C to 150°C

<sup>(1)</sup> Stresses beyond these listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and unctional operation of the device at these or any other conditions beyond those indicated under Section 6.2 is not implied Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### Recommended Operating Conditions 6.2

		MIN	NOM	MAX	UNIT	
Device supply voltage, I/O, V <sub>DDIO</sub> (1)(2)		2.97	3.3	3.63	V	]
Device supply voltage CPU, V <sub>DD</sub> (When internal VREG is disabled and 1.8 V is supplied externally)		1.71	1.8	1.995	V	
Supply ground, V <sub>SS</sub>			0		٧	
Analog supply voltage, V <sub>DDA</sub> <sup>(1)</sup>		2.97	3.3	3.63	V	]
Analog ground, V <sub>SSA</sub>			0		٧	Why not 0?
Device clock frequency (system clock)	28020, 28021, 280200	(2	)•	40		mily not 0:
	28022, 28023	2		50	MHz	
	28026, 28027	2		60		
High-level input voltage, V <sub>H</sub> (3.3 V)		2		V <sub>DDIO</sub> + 0.3	V	re. I/O
Low-level input voltage, V <sub>IL</sub> (3.3 V)		V <sub>SS</sub> - 0.3		0.8	V	1 [ 10.2/0
High-level output source current, V <sub>OH</sub> = V <sub>OH(MIN)</sub> , I <sub>OH</sub>	All GPIO/AIO pins		-4		mA	]
	Group 2 <sup>(3)</sup>		-8		mA	]
Low-level output sink current, VoL = VoL(MAX), IoL	All GPIO/AIO pins		4		mA	1
	Group 2 <sup>(3)</sup>		8		mA	1
Junction temperature, T <sub>J</sub> <sup>(4)</sup>	T version	-40		105		1
	S version	-40		125	°C	
	Q version (Q100 Qualification)	-40		125		

78 Electrical Specifications

Copyright @ 2008-2010, Texas Instruments Incorporated

Submit Documentation Feedback
Product Folder Link(s): TMS320F28027 TMS320F28026 TMS320F28023 TMS320F28022 TMS320F28021 TMS320F28020 TMS320F280200

All voltage values are with respect to  $V_{SS}$ , unless otherwise noted. Continuous clamp current per pin is  $\pm 2$  mA.

Long-term high-temperature storage and/or extended use at maximum temperature conditions may result in a reduction of overall device life. For additional information, see IC Package Thermal Metrics Application Report (literature number SPRA953) and Reliability Data for TMS320F28xx Devices Application Report (literature number SPRA963).

V<sub>DDIO</sub> and V<sub>DDA</sub> should be maintained within ~0.3 V of each other.

A tolerance of ±10% may be used for V<sub>DDIO</sub> if the BOR is not used. See the *TMS320F28027*, *TMS320F28026*, *TMS320F28023*, *TMS320F28022*, *TMS320F28021*, *TMS320F28020*, *TMS320F28020* Piccolo MCU Silicon Errata (literature number SPRZ292) for more information. V<sub>DDIO</sub> tolerance is ±5% if the BOR is enabled.

Group 2 pins are as follows: GPIO16, GPIO17, GPIO18, GPIO19, GPIO28, GPIO29, GPIO36, GPIO37

 $T_A$  (Ambient temperature) is product- and application-dependent and can go up to the specified  $T_J$  max of the device. See Section 6.5, Thermal Design Considerations.



## TMS320F28027, TMS320F28026, TMS320F28023, TMS320F28022 TMS320F28021, TMS320F28020, TMS320F280200

www.ti.com

SPRS523F-NOVEMBER 2008-REVISED DECEMBER 2010

## 6.3 Electrical Characteristics (1)

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CO	MIN	TYP	MAX	UNIT				
V High level cutout voltage		I <sub>OH</sub> = I <sub>OH</sub> MAX		2.4			v			
VOH	V <sub>OH</sub> High-level output voltage		I <sub>OH</sub> = 50 μA	V <sub>DDIO</sub> - 0.2			v			
Vol	Low-level outp	out voltage	I <sub>OL</sub> = I <sub>OL</sub> MAX			0.4	V			
		Pin with pullup enabled	V -221/1/ -01/	All GPIO/AIO	-80	-140	-205			
t.	Input current (low level)		$V_{DDIO} = 3.3 \text{ V}, V_{IN} = 0 \text{ V}$	XRS pin	-225	-290	-360	μА		
IIL		Pin with pulldown enabled	V <sub>DDIO</sub> = 3.3 V, V <sub>IN</sub> = 0 V	·	±2		μл	ļ	_ also	
I <sub>IH</sub>	Input current (high level)	Pin with pullup enabled	$V_{\rm DDIO}$ = 3.3 V, $V_{\rm IN}$ = $V_{\rm DDIO}$				±2			re.
		Pin with pulldown enabled	V <sub>DDIO</sub> = 3.3 V, V <sub>IN</sub> = V <sub>DDIO</sub>		28	50	80	μА		
I <sub>OZ</sub>	Output current pulldown disal		V <sub>O</sub> = V <sub>DDIO</sub> or 0 V			±2	μА			
Cı	Input capacitance					2		pF	$\Box$	
	V <sub>DDIO</sub> BOR tri	V <sub>DDIO</sub> BOR trip point Falling V <sub>DDIO</sub>			2.42	2.65	3.135	V		
	V <sub>DDIO</sub> BOR hysteresis					35		mV		
	Supervisor reset release delay time Time after BOR/POR/OVR event is re release			event is removed to XRS	400		800	μs		
	VREG V <sub>DD</sub> ou	tput	Internal VREG on			1.9		V		

<sup>(1)</sup> When the on-chip VREG is used, its output is monitored by the POR/BOR circuit, which will reset the device should the core voltage (V<sub>DD</sub>) go out of range.

Copyright © 2008–2010, Texas Instruments Incorporated

Electrical Specifications

7

## **Low-Power Modes** – Current Consumption

TMS320F28027, TMS320F28026, TMS320F28023, TMS320F28022 TMS320F28021, TMS320F28020, TMS320F280200



SPRS523F-NOVEMBER 2008-REVISED DECEMBER 2010

www.ti.com

### Table 6-3. TMS320F2802x Current Consumption at 60-MHz SYSCLKOUT

MODE			VREG ENA	BLED							
	TEST CONDITIONS	I <sub>DDIO</sub> (1)		I <sub>DDA</sub> (2)		IDD		I <sub>DDIO</sub> <sup>(1)</sup>		I <sub>DDA</sub> <sup>(2)</sup>	
		TYP(0)	MAX	TYP(0)	MAX	TYP(0)	MAX	TYP(3)	MAX	TYP(3)	MAX
Operational (Flash)	The following peripheral clocks are enabled:  • ePWM1/2/3/4  • eCAP1  • SCI-A  • SPI-A  • ADC  • IZC  • COMP1/2  • CPU-TIMER0/1/2  All PVM pins are left unconnected. (a)  Code is running out of flash with 2 wait-states.  XCLKOUT is turned off.	90 mA	100 mA	13 mA	18 mA	80 mA	90 mA	15 mA	18 mA	13 mA	18 mA
IDLE	Flash is powered down. XCLKOUT is turned off. All peripheral clocks are turned off.	18 mA	23 mA	75 μA	Αμ 08	19 mA	24 mA	120 μΑ	400 μΑ	75 μA	80 µA
STANDBY	Flash is powered down. Peripheral clocks are off.	4 mA	7 mA	10 μΑ	15 μА	4 mA	7 mA	120 μΑ	400 μΑ	10 μΑ	15 μA
HALT	Flash is powered down. Peripheral clocks are off. Input clock is disabled. <sup>(5)</sup>	50 µА	Ì	10 μΑ	15 μΑ	15 μΑ		25 μΑ		10 μΑ	15 μΑ

- I<sub>DDID</sub> current is dependent on the electrical loading on the I/O pins. In order to realize the I<sub>DDA</sub> currents shown for IDLE, STANDBY, and HALT, clock to the ADC module must be turned off explicitly by writing to the PCLKCR0 register.
- The TYP numbers are applicable over room temperature and nominal voltage
- The following is done in a loop:

  Data is continuously transmitted out of SPI-A and SCI-A ports.
  - The hardware multiplier is exercised.

  - Watchdog is reset.
    ADC is performing continuous conversion.
    COMP1/2 are continuously switching voltages
    GPI017 is toggled.
- (5) If a quartz crystal or ceramic resonator is used as the clock source, the HALT mode shuts down the on-chip crystal oscillator.


### NOTE

The peripheral - I/O multiplexing implemented in the device prevents all available peripherals from being used at the same time. This is because more than one peripheral function may share an I/O pin. It is, however, possible to turn on the clocks to all the peripherals at the same time, although such a configuration is not useful. If this is done, the current drawn by the device will be more than the numbers specified in the current consumption tables.


Copyright @ 2008-2010. Texas Instruments Incorporated

## **More Features:**

• temperature sensor – the on-chip temperature can be read via the on-chip A-D



- PLL generates high-frequency processor clock derived from low-frequency input clock
  - o reduces EMI emanating from board
  - o allows smooth (no glitch) "on-the-fly" change in processor clock frequency
    - useful for low-power modes



 $f_{out} = M \cdot f_{in}$ 

Default LaunchPad numbers:

Output clock = (input clock = 10 MHz) x (M = 12) ÷ (N = 2) = 60 MHz

/

- watch-dog (WD) continuously running counter that resets whenever the key sequence 0x55, 0xAA is written to it; if WD counter overflows, it forces a processor reset
- missing clock detect circuitry detects when processor clock fails; if so, forces PLL to generate a slow "limping" clock (specified in the range 1 – 5 MHz)
- code security module (CSM) intended to prevent reverse engineering of user code

## **Protected Registers**

Most registers are write-protected, such as:

- Watch-dog set-up registers
- A-D set-up registers
- Port set-up registers
- etc

This increases the reliability of the system in that it is more difficult for a bug in the code to inadvertently write to a critical register which could mess up things.

To gain temporary access to registers, e.g. during initialization of the application, the user code can invoke "allow" and disallow instructions:

. . .

Allow

Modify register

Disallow


. . .

## **CPU**

- 32-bit fixed-point unit
- 32-bit buses
- can do a 32x32 multiply-accumulate operation in one or two cycles
- 8-stage "protected" pipeline

instruction set includes some "atomic" instructions

useful for multi-tasking e.g. "test bit and clear" to coordinate sharing of resource between tasks



## **Memory**

- locations contain 16-bit words
  - o program instructions can be one or two words in length
  - o data can be one or two words in length

(two words can flow on the 32-bit bus at the same time)

- program address bus = 22 bits → potential for up to 4M addressable program words
- data address bus = 32 bits → potential for up to 4G addressable data words ← 22 used in Piccolo
- Flash: 32Kx16 ← program this for Release
- RAM

M0: 1Kx16M1: 1Kx16L0: 4Kx16

- Boot ROM: 8Kx16
- One-Time Programmable(OTP): 1Kx16
  - o can contain user's custom bootloader (for special cases)